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Abstract—The Qucs Equation-Deﬁned Device was introduce
roughly ten years ago as a versatile behavioural simulation
component for modelling the non-linear static and dynamic
properties of passive components, semiconductor devices and IC
macromodels. Today, this component has become an established
element for building experimental device simulation models. It’s
inherent interactive properties make it ideal for device and cir-
cuit modelling via Qucs schematics. Moreover, Equation-Deﬁned
Devices often promote a clearer understanding of the factors
involved in the construction of complex compact semiconductor
simulation models. This paper is concerned with recent advances
in Qucs-S/Ngspice/XSPICE modelling capabilities that improve
model construction and simulation run time performance of
Equation-Deﬁned Devices using XSPICE model syntheses. To
illustrate the new Qucs-S modelling techniques an XSPICE
version of the EPFL EKV v2.6 long channel transistor model
together with other illustrative examples are described and their
performance simulated with Qucs-S and Ngspice.
Index Terms—Qucs, Qucs-S, Ngspice, XSPICE Code Models,
compact semiconductor device modelling, Equation-Deﬁned De-
vices (EDD), macromodels.
I. INTRODUCTION
Qucs Equation-Deﬁned Device (EDD) modelling of existing
and emerging technology devices and IC’s has become an
established technique since the Qucs EDD was ﬁrst released
roughly ten years ago [1][2]. The popularity of the Qucs
EDD component can be largely traced back to three of its
primary characteristics; ﬁrstly it can model the static and
dynamic properties of physical devices expressed as a set
of explicit compact model equations, secondly the structure
and properties of the Qucs EDD have a direct relationship
to Verilog-A hardware device language (HDL) statements
[3], making conversion of EDD models to Verilog-A straight
forward [4], and ﬁnally EDD model technology is both interac-
tive and integrates easily with conventional circuit simulation
components. At this time Qucs and it’s SPICE variant Qucs-
S [13] [14] appear to be the only open source simulators
to have implemented the EDD. Although EDD modelling
is easily applied to the construction of subcircuit models of
semiconductor devices and IC’s these models often tend to
simulate much slower than compiled C/C++ code models.
Hence, conversion of EDD derived models to HDL C/C++
models is recommended, particularly in those situations where
a model is to be distributed as part of a circuit simulator
package. Unfortunately, the current popular SPICE derived
General Public License (GPL) circuit simulators do not im-
plement the Analogue Device Model Synthesizer (ADMS) [5]
software in a consistent way, making automatic conversion
of behavioural device models to compiled C/C++ versions
either difﬁcult, or indeed sometimes not feasible. Although
the Ngspice [6] and Xyce c© [7] simulators both employ
ADMS for Verilog-A to C++/C code translation they require
that the entire simulator code is compiled and linked manu-
ally when adding new models. The Qucs-S variant of Qucs
overcomes EDD simulation speed limitations by the addition
of an ”XSPICE CodeModel synthesizer”, which has been
speciﬁcally developed for converting EDD model schematics
into ”turn-key” C code models. The purpose of this paper
is to introduce a number of recent improvements in Qucs-
S EDD modelling of semiconductor devices and IC’s. The
improvements in Qucs-S EDD modelling capabilities are also
demonstrated by an outline of (1) an XSPICE synthesized
version of an EPFL EKV v2.6 of the long channel MOSFET
[8], (2) an RF inductance XSPICE CodeModel, and (3) other
example models and simulation data.
II. THE STRUCTURE OF QUCS-S EQUATION-DEFINED
DEVICE (EDD) MODELS
Qucs-S behavioural models of semiconductor devices and
IC’s can be constructed from Qucs EDD, SPICE B non-linear
voltage and current sources combined with linear components
to form user deﬁned subcircuits. This approach provides a
convenient interactive way of building and testing new exper-
imental compact device models and IC macromodels. When
ﬁrst introduced the Qucs EDD was conceived as a maximum of
eight branch two terminal non-linear modelling block where
individual terminal currents (Ij) and internal stored charge
(Qj) are given by
Ij = Ij(Vj), gj =
dIj
dVj
(1)
Qj = Qj(Vj , Ij) (2)
Cj =
dQj
dVj
=
∂Qj(Vj)
∂Vj
+
∂Qj(Ij)
∂Ij
· gj (3)
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where 1 <= j <= 8, Ij is the current ﬂowing through
branch j, Vj is the voltage across branch j, Qj is branch
j internal stored charge, gj , and Cj are branch conductance
and capacitance respectively. One of the primary uses of Qucs
EDD is to evaluate non-linear algebraic/differential equations
which represent the physical properties of a device being
modelled. These fall into two main forms, ﬁrstly explicit alge-
braic equations which represent static quantities, for example
DC current, and secondly dynamic quantities, for example
capacitor current. In practice intermediate algebraic equations
are also often used in the calculation of the values of model
variables. As a general rule it is straight forward, and con-
venient, to calculate model equation values by representing
the individual model variables as the current ﬂowing in one
of the EDD branches (Ij). Similarly, conversion of such
currents to voltages, prior to use in calculating further model
variables. is easily achieved by passing Ij through a one Ohm
resistor. EDD can also automatically calculate device dynamic
currents from the algebraic equations specifying the charge
(Qj) stored by each of the EDD branches. An example of
this style of fundamental EDD modelling is shown in Figure
1. Experience has shown that the limit of eight branches
per EDD is insufﬁcient when constructing complex compact
semiconductor device models. As a consequence the existing
Qucs EDD branch limit of 8 has been increased to 20.
Fig. 1. A template showing the application of EDD for the evaluation of
non-linear algebraic/differential equations that represent static and dynamic
compact model physical quantities which are a function of two or more voltage
or current variables.
III. THE SYNTHESIS OF XSPICE CODEMODELS
Versions of the XSPICE CodeModel development software
are distributed with the Ngspice and SPICE OPUS [9] cir-
cuit simulators, including implementations of the standard
”analog”, ”digital” and ”hybrid” CodeModel libraries. The
standard XSPICE CodeModel libraries are distributed as ﬁle
libname.cm with each model built from sets of ﬁles called
”name.ifs” and ”name.mod”. These contain model interface
and source code, respectively. The Qucs-S version of the
XSPICE CodeModel software is different to Ngspice and
SPICE OPUS distributions in that an XSPICE CodeModel
synthesiser now forms part of the circuit simulation package.
This extension automatically generates ﬁles ”name.ifs” and
”name.mod” ﬁles from an EDD schematic and an attached
Qucs Equation block. The synthesis process is similar to that
adopted by the Qucs-S Verilog-A synthesiser [10]. Moreover,
it is a full ”turn-key” package which does not require users
to manually patch the Qucs-S C++/C code. To synthesise an
XSPICE CodeModel an EDD schematic is drawn and branch
variables I1...In and Q1...Qn entered as algebraic/numeric
expressions, followed by any required Equation block values.
Selecting Qucs-S GUI commands ”Create XSPICE IFS” and
”Create XSPICE MOD” initiates automatic synthesis of the
XSPICE CodeModels under development.
The arrows shown in Figure 2 indicate the sequence of the
individual steps undertaken by Qucs-S/Ngspice to synthesise
an EDD C model from an initial EDD drawing to attaching
the synthesised C code to a Qucs-S schematic component
symbol. A section of the C code generated by the XSPICE
CodeModelling software for the non-linear resistor example
is shown in Listing 1 (ﬁle Vcontrolc.mod), where the code
built by this process is in accordance with the XSPICE model
template structure, see the XSPICE documentation [11] for
the details. One point to note regarding the model C code
in Listing 1 is the fact that the partial derivatives of the
EDD branch currents have been automatically generated; in
the case of the non-linear resistor example, the ﬁrst order
partial derivatives ∂I1/∂V1 and ∂I1/∂V2 are required. Unlike
the Qucs-S Verilog-A modelling tool the ADMS software
package is not used for the synthesis of model C code but
has been replaced by the Ginac C++ library [12]. The Ginac
GPL package is designed to allow the creation of integrated
software systems that embed symbolic manipulations, like for
example the generation of partial derivatives, with computa-
tional intensive numeric routines.
Fig. 2. Qucs-S EDD XSPICE CodeModel synthesis ﬂow diagram for a non-
linear resistor model: this example does not require a Qucs Equation block
entry.
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i f (ANALYSIS != AC) {
i f (TIME == 0) {
V1 old = V1 = INPUT( nRp nRn ) ;
V2 old=V2=INPUT( nV2 gnd ) ;
Q0=0 . 0 ; cQ0 =0 . 0 ;
} e l s e {
V1 = INPUT( nRp nRn ) ;
V2 = INPUT( nV2 gnd ) ;
d e l t a t =TIME−T ( 1 ) ; V1 old = V1 ;
V2 old = V2 ;
}
OUTPUT( nRp nRn ) = 1 . 0 / R0 / ( V2 ∗ ( ( k2+k3∗V2)∗
V2+k1 ) + 1 . 0 ) ∗V1+ Q0 ;
OUTPUT( nV2 gnd ) = 0 . 0 + Q1 ;
PARTIAL( nRp nRn , nRp nRn ) = 1 . 0 / ( ( k1 +( k2+
k3∗V2)∗V2)∗V2+ 1 . 0 ) / R0+ cQ0 ;
PARTIAL( nRp nRn , nV2 gnd )=−(V2∗ ( k3∗V2+
k2 )+ k1+V2∗ ( 2 . 0∗ k3∗V2+k2 ) ) ∗V1 /
Xpow ( ( V2∗ ( k3∗V2+k2 )+ k1 )∗V2+ 1 . 0 , 2 . 0 ) / R0 ;
} e l s e {
ac ga in00 . imag = ( 0 . 0 ) ∗RAD FREQ;
AC GAIN( nRp nRn , nRp nRn ) = ac ga in00 ;
a c ga in01 . r e a l = −(V2∗ ( k3∗V2+k2 )+ k1+
V2∗ ( 2 . 0∗ k3∗V2+k2 ) ) ∗V1 /Xpow ( ( V2∗ ( k3∗
V2+k2 )+ k1 )∗V2+ 1 . 0 , 2 . 0 ) / R0 ;
ac ga in01 . imag = 0 . 0 ;
AC GAIN( nRp nRn , nV2 gnd ) = ac ga in01 ;
}
Listing 1. Part of the XSPICE synthesised C code for a non-linear resistor
model (ﬂile VcontrolR.mod)
Qucs-S EDD handles non-linear capacitors C(V ) by evalu-
ating capacitor current from EDD branch charge, expressed
as
I(TIME) =
∂Q(V (TIME −ΔT ))
∂V (TIME −ΔT ) ·
ΔV
ΔT
(4)
where ΔV = V (TIME−ΔT ), ΔT = TIME−T , TIME
is the current simulation time and T the time at the previous
simulation time step. The simple test circuit shown in Figure
3 illustrates the effect that a non-linear capacitance has on the
transfer function of an RC low pass ﬁlter network when the
DC bias is swept through a series of values. Notice in this
example that the DC voltage across the capacitor is used to
change C(V 1)) rather than a separate control branch. Listing
2 gives the core of the synthesized XSPICE CodeModel for
the non-linear capacitor.
i f (ANALYSIS != AC) {
i f (TIME == 0) {
V1 old = V1 = INPUT( P1 P2 ) ;
Q0=0 . 0 ; cQ0 =0 . 0 ;
} e l s e {
V1 = INPUT( P1 P2 ) ;
d e l t a t =TIME−T ( 1 ) ;
Q0=( k2∗ c0 ∗ (V1∗V1)+ k1∗ c0∗V1+c0 )∗
(V1−V1 old ) / ( d e l t a t +1e−20);
cQ0=( k2∗ c0 ∗ (V1∗V1)+ k1∗ c0∗V1+c0 ) /
Fig. 3. EDD/CodeModel non-linear compact model example: (a) EDD model
and Qucs-S schematic symbol, (b) RC low pass ﬁlter test circuit with swept
capacitance bias control.
( d e l t a t +1e−20);
V1 old = V1 ;
}
OUTPUT( P1 P2 ) = 0 . 0 + Q0 ;
PARTIAL( P1 P2 , P1 P2 ) = 0 . 0 + cQ0 ;
} e l s e {
ac ga in00 . r e a l = 0 . 0 ;
a c ga in00 . imag = ( k2∗ c0 ∗ (V1∗V1)+
c0+k1∗ c0∗V1)∗RAD FREQ;
AC GAIN( P1 P2 , P1 P2 ) = ac ga in00 ;
}
Listing 2. Part of the XSPICE synthesised C code for a non-linear capacitor
model
IV. A BASIC QUCS-S LONG CHANNEL VERSION OF THE
EPFL-EKV V2.6 COMPACT DEVICE MODEL FOR AN
NMOS TRANSISTOR
The Qucs-S XSPICE synthesized CodeModel examples in-
troduced in the previous sections demonstrate the fundamental
concepts needed to take full advantage of the improved mod-
elling power and ﬂexibility now built into the Qucs-S circuit
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simulation and modelling package. When modelling semicon-
ductor devices the complexity of the task requires adoption
of a modular structure where individual parts of a model
can be developed, tested and ﬁnally assembled to produce a
ﬁnished model. Qucs-S encourages such an approach by the
use different modelling features, including Qucs EDD, SPICE
B type sources, XSPICE CodeModel synthesized blocks and
appropriate linear components linked together via a set of
internal nodes within the body of a subcicuit. A basic long
channel EPFL EKV v2.6 nMOS model can be represented by
the following set of simpliﬁed compact semiconductor device
equations (5). A detailed description of the meaning of the
variables in these equations is given in reference [8]. In this
paper the equations labelled (5) are used to demonstrate how
EDD, and XSPICE synthesized code models can be combined
to develop a basic functional, static I/V model of an nMOS
transistor:
V g
′
= V g − V to+ φ+ β ·
√
φ
V p = V g
′ − φ− γ · (
√
(V g′ + (γ/2)2)− γ/2)
n = 1 + γ/(2 ·
√
(V p+ φ+ 4 · vt))
beta = (kp · w/l)/(1 + θ · V p)
x1 = (V p− V s)/vt
x2 = (V p− V d)/vt
iff = ln(1 + exp(x1/2)) · ln(1 + exp(x1/2))
ir = ln(1 + exp(x2/2)) · ln(1 + exp(x2/2))
ids = 2 · n · β ∗ vt2 · (iff − ir)(5)
Figures 4 and 5 present the normal sequence for converting
Qucs-S EDD into XSPICE C code blocks. In order to represent
the EDD version of the EKVv2.6 nMOS transistor static I/V
equations (5) in an easily readable format that can be ﬁtted
onto a double column page four EDD, labelled (a) to (d) are
used to build the long channel I/V model.
Fig. 4. EKV2.6 Qucs-S EDD long channel static I/V model for a long
channel nMOS transistor: D1 to D4 currents In represent the equations
listed in equation (5) group.
Fig. 5. EKV2.6 Qucs-S XSPICE long channel static I.V model for a nMOS
transistor: nodes labelled with the same name are connected.
Fig. 6. EKV2.6 Qucs-S long channel static I/V model test bench and typical
simulated I/V output characteristics.
V. MODELLING RF PASSIVE COMPONENTS WITH XSPICE
CODEMODELS
A high percentage of EDD models consist of two main
sections. Firstly, an inner core which represents the primary
and secondary physical effects that determine the functionality
of the device, and secondly an outer part which acts as a
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wrapper around the inner core connecting it to the outside
world via passive components. These components often rep-
resent parasitic effects which are associated with the device
signal paths from the inner core to the external connection
device pins. At low frequencies parasitics normally have no
signiﬁcant effect on simulation performance and are usually
neglected. However, at RF and higher frequencies, the reverse
is true, making it essential that the parasitic components are
included, otherwise signiﬁcant simulation errors occur. The
recent XSPICE CodeModel improvements to EDD modelling
allow Qucs-S, for the ﬁrst time, to include difference equations
in compact simulation models. Equation (4) shows an example
where Qucs-S models a non-linear capacitor current derived
from the time derivative of stored branch charge written as a
difference equation. In the case of an inductor, an equivalent
current equation is
I(TIME) = I(T ) + V (TIME) ·ΔT/L (5)
The expressions for current I(TIME) given in equations (4)
and (5) are for ideal components without any high frequency
parasitics. In contrast the electrical network shown in Figure
7 (a) is an RF inductance with parasitics Rs,Cp,Rp added.
Equation-deﬁned models for complex RCL networks can be
easily handled by Qucs-S using time dependent difference
equations to transform ﬁrst order differential equations to
simpler algebraic equations. Equation (6) introduces the RF
inductance algebraic/difference equations that express the cur-
rent I ﬂowing in the model in terms of applied voltage V and
component values.
I(TIME) = IL+ ICP + IRP
IL = (V (TIME) + P1 · IL(TIME −ΔT ))/P2
ICP = (V (TIME −ΔT )/ΔT
IRP = V (TIME)/Rp
P1 = L/ΔT
P2 = Rs+ P1
The expression for I(TIME) is used by Qucs-S as the
basis for an XSPICE CodeModel. Listing 3 shows part of
the XSPICE C code derived from the schematic and current
function given in Figure 7. Similarly, Figure 7 (c) presents
a simple test bench and an AC performance curve for the
RF inductor. Notice at frequencies above roughly 1e8 Hz the
inductor shows distinct capacitive characteristics. This is a
primary effect caused by the parasitic components Rs,Cp,Rp.
i f (ANALYSIS == DC) {
v ind = INPUT( n ind ) ;
i i n d d c = v ind / ( PRS+1e−7) +
v ind / ( PRP+1e−7);
OUTPUT( n ind ) = i i n d d c ;
PARTIAL( nind , n ind ) = 1 / ( PRS+1e−7) +
1 / ( PRP+1e−7);
i i n d d c o l d = i i n d d c ;
}
Fig. 7. RF inductance Equation-Deﬁned model: (a) schematic symbol and
(b) AC test bench and performance data
i f (ANALYSIS == AC) {
p1 =(PRS∗PRS+RAD FREQ∗RAD FREQ∗
l v a l u e ∗ l v a l u e ) ;
a c g a i n . r e a l = PRS / p1 +1/PRP ;
a c ga i n . imag= RAD FREQ∗PCP − ( l v a l u e ∗
RAD FREQ ) / p1 ;
AC GAIN( nind , n ind ) = a c ga i n ;
}
i f (ANALYSIS == TRANSIENT) {
v ind = INPUT( n ind ) ; d e l t a = TIME − T ( 1 ) ;
p1 = l v a l u e / d e l t a ; p2 = p1+PRS ;
i i n d = ( i i n d o l d ∗p1 / p2 + v ind ) / p2 ;
i c p = i c p o l d +PCP∗ ( v ind − v i nd o l d ) /
d e l t a ;
i r p = v ind / PRP ;
OUTPUT( n ind ) = i i n d + i c p + i r p ;
PARTIAL( nind , n ind ) = 1 / p2 +
PCP / d e l t a + 1 / PRP ;
v i nd o l d = v ind ;
i i n d o l d = i i n d ; i c p o l d = i c p ;
}
Listing 3. Part of the XSPICE synthesised C code for an RF inductance
model
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VI. EXTENDING EQUATION-DEFINED COMPONENT AND
DEVICE MODELS WITH USER DEFINED FUNCTIONS
When ﬁrst released for modelling the Qucs EDD was
supported by a set of operators and mathematical functions
similar to those common to packages like Octave. Over the
last ten years the range of these functions has been steadily
improved, till today, they mirror a high percentage of the
functions deﬁned in the Verilog-A standard [3]. With the
release of the Qucs-S version of EDD, and the supporting
XSPICE CodeModel tools, user deﬁned functions have also
been added to the Equation-Deﬁned modelling tool set. Qucs-
S user deﬁned functions are stored by Qucs-S as a list in
a library which can be included, when needed, in XSPICE
CodeModels. The following examples give an indication of
the Qucs-S XSPICE user deﬁned function syntax:
# d e f i n e s t e p ( x ) ( ( x ) > 0 . 0 ? 1 . 0 : ( ( ( x )==0)?
0 . 5 : 0 . 0 ) )
# d e f i n e Xpow( x , p ) pow ( f a b s ( ( x ) ) , ( p ) )
# d e f i n e l imexp ( x ) ( ( x )<80.0? exp ( x ) :
( exp ( 8 0 . 0 ) ∗ ( ( x ) −80 . 0 ) ) )
Listing 4. Example user-deﬁned XSPICE CodeModel functions
VII. CONCLUSION
Qucs EDD were introduced roughly ten years ago as a
simple to use interactive non-linear modelling tool. Although
Verilog-A has emerged as one of the dominant hardware de-
scription languages for compact model development the strong
link between EDD and Verilog-A models has ensured that
EDD modelling retains it’s popularity amongst the compact
modelling community. This paper introduces a number of
improvements that have taken place in EDD modelling as
part of the release of the Qucs-S version of Qucs. Particular
emphasis being given to (1) automatic syntheses of C code
compact device models from Qucs EDD schematics, with
a newly developed XSPICE CodeModel synthesis tool, (2)
the introduction of user deﬁned functions and (3) subcircuit
packaging of hybrid XSPICE CodeModel/EDD/linear com-
ponent models. To demonstrate the utility and performance
of the improved Qucs-S EDD modelling tools a number of
different model fragments are described and simulated with
Qucs-S/Ngspice. Given the success of the original Qucs EDD
it is expected that the recent improvements in the Qucs-
S non-linear modelling will over a period of time have a
corresponding impact.
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